We are concerned with optimizing gate-level netlists containing "black boxes," that is, components whose functionality is not available to the optimization tool. We establish a notion of equivalence for gate-level netlists containing black boxes, and prove that it is sound and complete. We show that conventional approaches to optimizing such netlists fail to fully exploit the don't care flexibility available for synthesis. Based on our new notion of equivalence, we introduce a procedure that computes the complete don't care set. Experiments indicate that our procedure can achieve more minimization than conventional synthesis.
INTRODUCTION
For multilevel combinational circuits with single output nodes, it has been shown that all the flexibility in optimizing a specific node in the netlist can be expressed by an incompletely specified Boolean function [Bartlett et al. 1988] ; when the nodes can have multiple outputs, the flexibility is characterized by a Boolean relation . prove that the complete set of feasible implementations for a component in a
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• T. H. Liu et al. sequential netlist can be represented as a single nondeterministic finite state machine.
We describe algorithms for optimizing gate-level hardware netlists that contain "black boxes," that is, components whose functionality is unavailable to the optimization tool. Knowledge of the exact functionality of the black box can only improve the quality of the synthesized logic. However, this may be impossible to obtain: the emerging trend towards the use of reusable cores, such as MPEG units, microcontrollers, PCI bus interfaces, etc. is example of such a situation [Alliance 1996 ]; for IP reasons, vendors will not provide a logic-level description of the core.
In the past, the approach taken to synthesizing netlists with black boxes has been to make the inputs to the black boxes primary outputs, and the outputs of the black boxes primary inputs to the remainder of the netlist. In this manner, the result of synthesis is guaranteed to be a "safe replacement" for the original netlist, since the input-output functionality remains unchanged. This is the approach taken in a number of commercial tools, for example, Stok [1996] .
However, we will show that this approach is pessimistic both in theory and in practice-the flexibility afforded by observability and controllability don't cares in the portion of the netlist to be synthesized is not fully exploited. In our work, we formulate a sound and complete synthesis procedure using the concept of an "observability netlist," and present experimental results.
For the sake of succinctness, we restrict our attention to combinational netlists. The ideas presented in this paper generalize to sequential netlists; such an exposition is available in Aziz [2000] .
DEFINITIONS
Definition 1. A simple netlist is a directed acyclic graph, where the nodes correspond to primitive circuit elements, and the edges correspond to wires connecting these elements. Each node is labeled with a distinct Boolean-valued variable w i . The two primitive circuit elements are primary inputs and gates. Primary input nodes have no nodes incident to them; the set of primary input nodes is assumed to be ordered. Every gate G has an associated Boolean function f G : {0, 1} n → {0, 1}, and an ordered list of nodes incident to it; these are referred to as the node's fanins. Some nodes are designated as being primary outputs.
A complex netlist (or simply, a netlist) is a similar to a simple netlist, with the addition of black boxes to the set of primitive circuit elements. Each black box has an associated variety, and an ordered list of nodes incident to it. Black boxes of the same variety are required to have the same number of inputs.
A complex netlist is shown in Figure 1 ; this netlist has two black boxes of variety G and one black box of variety F .
For a simple netlist, given an input, that is, a Boolean-valued assignment to the set of primary input nodes, one can uniquely compute the value resulting at each node in the netlist by evaluating the gate functions in topological order. In this way, a netlist D on input nodes a 1 , a 2 , . . . , a n and output nodes b 1 , b 2 , . . . , b m bears a natural correspondence to a Boolean function on domain {0, 1} n and range {0, 1} m .
Composing Netlists
Composition of two netlists simply consists of placing the two netlists next to each other and connecting the nodes for primary inputs and primary outputs which are specified by the composition. We refer to the composition of netlists C and D by C ⊗ D; for notational convenience, we do not include the pairs of nodes that are connected together.
The result of composing netlists may not be a netlist, since cycles may be introduced; we will consider netlist composition only when it results in a netlist. We will revisit this issue in Section 3.1.
Instantiating Netlists
An instantiation µ is a mapping from varieties to simple netlists; a variety with n inputs is mapped to a simple netlist with n inputs and 1 output. For a variety V , the simple netlist it is mapped to by µ is denoted by µ(V ). Thus, black boxes of the same variety are mapped to the same netlist. Given a complex netlist D, the instantiation µ of D, denoted by D [µ] , is the simple netlist resulting from the composition of the µ-instantiations of all the black boxes with the remainder of the complex netlist. In this way, a complex netlist D corresponds to a whole family of simple netlists. In Figure 2 , we present two instantiations of the complex netlist in Figure 1 .
DESIGN EQUIVALENCE
We now address the following fundamental question-when are netlists equivalent? Clearly, any meaningful notion of equivalence must be compositional, that is, if netlist D 1 is equivalent to netlist D 0 then the composition of D 1 with any other netlist should be equivalent to the composition of D 0 with the same netlist.
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Combinational Loops
Since we require that there be no cycles in a netlist, we also require that both composition and instantiation not create any loops as well. Thus, we will require the following as a necessary condition for two netlists D 0 and D 1 to be equivalent: for every netlist E and for every instantiation µ,
From now on, when discussing equivalence between two netlists, we ignore the possibility of exactly one of the two netlists causing a cycle when composed with another netlist.
Equivalences for Netlists
Consider the netlists in Figure 3 ; intuitively, they can be safely interchanged in any larger netlist without affecting the logical functionality of the overall netlist.
More formally, let D 1 and D 2 two simple netlists. Let the primary inputs of D 1 be x 1 , . . . , x n and the primary outputs be y 1 , . . . , y m similarly, let the primary inputs and outputs of D 2 be a 1 , . . . , a n and b 1 , . . . , b m . As in Section 2, we can con-
Definition 2. Two simple netlists D 1 and D 2 are equivalent if and only if
We can now define equivalence for complex netlists: 
An example of complex netlists that are equivalent is given in Figure 4 . Note that the inputs to the black boxes are not the same in the two netlists, and yet they are equivalent. Furthermore, it is not necessary for the number of black boxes to be equal for netlists to be equivalent; consider the example of Figure 5 . These two examples show that our definition of equivalence differs from the traditional criterion of matching the black boxes for the two netlists, and ensuring that in addition to the Boolean functions of the primary outputs being equal, the Boolean functions at the black box inputs are equal [Stok 1996] . Fig. 5 . Equivalent complex netlists with no correspondence between black boxes. When x 1 is 0, y 1 =F (1, x 2 ) =w 1 =w 2 ; when x 1 is 1, w 1 = 0, and so y 1 =w 2 . Thus w 1 can be replaced by the constant 0; propagating this constant results in the netlist on the right.
We state, without the easy but tedious formal proofs, that our notions of equivalence given in Definitions 2 and 3 are compositional as long as the necessary condition in Section 3.1 is met.
SYNTHESIS
As mentioned in the introduction, netlists with black boxes have traditionally been synthesized by making the inputs to the black boxes primary outputs, and output of the black boxes primary inputs, and synthesizing the simple logic.
However, this approach is pessimistic; the flexibility afforded by observability and controllability don't cares in the portion of the netlist to be synthesized is not fully used. This is illustrated in Figure 4 ; in which the gate a 1 can be replaced by the constant 1, even though it is an input to the black box. Additionally, the fact that certain components may be instantiations of the same black box, and thus when presented with the same input will produce the same output, is not used in the traditional approach. This is illustrated in Figure 5 .
Sound and Complete Synthesis
We examine the problem of optimizing complex netlists, subject to the requirement that the resultant netlist be equivalent to the starting netlist. Our approach will be to first identify all the flexibility available for synthesizing the simple portion of the netlists. This is then used to minimize the simple logic using existing logic optimization techniques. In particular, the notion of "don't cares" sets, that is, inputs for which a gate can output any value carries over from logic synthesis on simple combinational netlists [Bartlett et al. 1988] .
Definition 4. Let D be a simple netlist with n primary inputs. For a gate G, the set ⊂ {0, 1} n is a don't care set if the gate function f G can be replaced by any function f * G and the resulting netlist produces the same output as D on all inputs from .
It is readily seen that the class of "don't care" sets of a gate G is closed under union; hence there exists a maximal "don't care" set for each gate.
We have defined "don't care" sets for G in terms of the space of primary inputs. A "don't care" set for G can be "projected" into the space of fanins of G. Let X be the set of primary input variables, and Y the set of G's fanin variables. Define the Boolean relation R ⊂ 2 X × 2 Y by (α, β) ∈ R exactly when applying α to the primary inputs results in β at the fanins of G. Then the projection of a set of inputs A to the space of fanins of G is defined to be {β | for each α ∈ 2 X (α, β) ∈ R ⇒ α ∈ A}. have shown that the projection of the maximal don't care set for G to the space of local fanins for G is the maximal set of minterms over which f G can be changed without affecting the overall input-output behavior of D. They then use these "don't cares" to minimize the sum-of-product representation of the gate functions.
The notion of a "don't care" set generalizes to complex netlists as follows:
Definition 5. Let D be a complex netlist with n primary inputs. For a gate G, the set ⊂ {0, 1} n is a don't care set if the gate function f G can be replaced by any function f * G and the resulting netlist produces the same output as D on all inputs from for all possible instantiations of the black box varieties.
As before, "don't care" sets are closed under union, and hence there exists a maximal "don't care" set for each gate.
By treating the inputs and outputs of the black boxes as primary inputs and primary outputs, we can use conventional methods to compute "don't care" sets for the gates of the netlist. However, as illustrated by the examples in Figures 4 and 5, this approach is suboptimal, that is, fails to compute the maximal "don't care" set.
When the netlist contains only one black box per variety, then the maximal "don't care" sets for gates can be easily computed. Specifically, let the gate G be a fanin to a black box H; for simplicity, assume that G is not a fanin to any other gate or black box. Then we claim that the maximal "don't care" set for G is simply the the maximal "don't care" set for H. The reasoning is as followscertainly the maximal "don't care" set for G is a subset of the the maximal "don't care" set of H, since G has no other fanouts. Conversely, consider an input ι in a "don't care" set for H. Since one instantiation for H is simply to connect G directly to the output of H, the input ι must lie in the maximal "don't care" set for G. Hence, the claim follows.
In the more general case, where G may be a fanin to other gates and black boxes, the "don't care" set for G is further constrained by its other fanouts. However, assuming the netlist contains only one black box per variety, the maximal "don't care" set for G is given by a construction entirely analogous to that in the previous paragraph.
When the netlist contains more than one black box of a given variety, the maximal "don't care" computation becomes significantly more difficult. Consider for example the netlist on the left of Figure 5 . Suppose that the black box whose fanins are x1 and x2 was of variety G rather than F . Then the maximal "don't care" set for the gate labeled by w1 is empty, since there exists an instantiation for F for which w2 is always 0, and hence the output y1 is directly driven by w1. However, we argued that in the original netlist, where both black boxes are of variety F , the gate labeled by w1 can safely be replaced by the constant 0.
Essentially, what is happening is that the fact that different black boxes of the same variety must produce the same output on the same input constrains the set of values that can be seen in the netlist. This is analogous to the "satisfiability" "don't cares" that arise in simple netlists.
Maximal "Don't Care" Computation for Complex Netlists
We now address the problem of computing maximal "don't cares" for gates in a general complex netlist.
One way in which to optimize a simple netlist S is to form two copies S 1 and S 2 of S and then construct the product machine S PM from S 1 and S 2 by merging corresponding primary input nodes, and creating a single primary output which is the OR of the XOR's of pairs corresponding primary outputs from S 1 and S 2 . showed that the function f G at a node G in the netlist S can be changed to the function f * G without changing the Boolean function computed by S if and only if replacing f G by f * G in S 1 's copy of G in S PM results in a circuit whose output is still always 0. Conceptually, S 2 acts as the specification; S 1 is then optimized while ensuring that the Boolean function it computes remains unchanged.
In spirit, our strategy for optimizing complex netlists is similar to the above. However, we need to take into account the fact that the functionality of the black boxes is unknown. In order to compute the full set of "don't cares" at a gate we use the concept of a consistency netlist.
The Consistency Netlist
Given a complex netlist D, we construct the consistency netlist for D as follows:
Step 1 Step 2. Replace all black boxes in D PM by new primary input nodes; call the resulting netlist D SIMP . (Note that D SIMP is a simple netlist.)
Step 3. For each pair of primary inputs in D SIMP which correspond to black boxes of the same variety in D PM , add to D SIMP a "consistency" logic gate, which produces 1 exactly when the pair of primary inputs have the same value or the inputs to the corresponding black boxes from D PM have different values. Call the resulting netlist D CON .
Step 4. Form the gate G CON by taking the conjunction of all consistency logic gates and the output of D CON . Add this gate to D CON ; designate G CON to be the only primary output. Call the resulting netlist D CHECKER .
The netlist D CHECKER is defined to be the consistency netlist for D. We illustrate the concept of the consistency netlist by means of Figure 6 . This is the consistency netlist corresponding to the complex netlist on the left half of Figure 4 .
Logic Optimization
We claim that the consistency netlist embodies all the flexibility available for synthesis. In order to illustrate this claim, we first consider a simple yet surprisingly powerful global optimization technique known as redundancy removal.
• T. H. Liu et al. This consists of identifying gates that can be replaced by constants while ensuring that the resulting design is equivalent to the original netlist. These constants are subsequently use to simplify the netlist.
The concept of redundancy removal can be extended to complex netlists:
Definition 6. A gate is stuck-at-1(0) redundant in a complex netlist when it can be replaced by a gate taking the constant value 1(0) and the resulting netlist is equivalent to the original netlist, where the notion of equivalence is that for complex netlists, as given in Definition 3.
We illustrate how to use the consistency network for redundancy removal by means of the example in Figure 6 . We claim that a1 is stuck-at-1 redundant in the netlist in Figure 6 . We reason as follows: fix the value of a1 to 1. Now we consider two cases-when the input x1 is 1 and when it is 0.
(1) x1 = 1-this forces y1 and y2 to both be 0, regardless of the value of a1, and so the node diff must be 0; hence out is 0. (2) x1 = 0-we have b1 = 1, so a1 = b1. Furthermore, we see a2 = b2 = x2. Note that diff is 1 iff c1 = c2. The nodes c1 and c2 are primary inputs, and can take any values. However, ((a1 = b1) · (a2 = b2)) = 1, so if c1 = c2, then con is 0. Thus, either diff is 1 and con is 0, or diff is 0 and con is 1; in both cases, out is 0.
Hence, a1 is stuck-at-1 redundant. More formally, the following theorem demonstrates that we can perform redundancy removal on the D by performing redundancy removal on the nodes corresponding to D in the consistency netlist. produces a 1 on the output, it suffice to demonstrate that the output of each consistency gate in D CHECKER s-a-1 is 1. Consider any consistency gate; let it correspond to a pair of black boxes of variety T . Either the nodes corresponding to inputs to the black boxes take different values for the inputũ, in which case the consistency gate outputs 1, or they take the same value. The critical observation here is that since the pair of black boxes are drawn from the same variety, they are given the same instantiation by µ. Thus on being presented with equal inputs, they produce equal outputs. Consequently, the values assigned inũ to the primary inputs for this black box pair must be equal, and so again the consistency node produces a 1.
Thus, applying the inputũ leads to D to produce an output 1, which means that each consistency gate must produce a 1.
In Table I , we provide a comparison of our procedure with the conventional approach of making the black box inputs and outputs primary outputs and primary inputs. The experiments show that there is more reduction to be achieved by using the new procedure; in many cases, this difference is substantial, for example, i4. The runtime and memory usage of our procedure is of the same order of magnitude as conventional "don't care" optimization.
